Skip to content
View AugustusWillisWang's full-sized avatar
  • Beijing
  • 15:36 (UTC +08:00)

Organizations

@nscscc2019 @OpenXiangShan

Block or report AugustusWillisWang

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AugustusWillisWang/README.md

Hi there 👋

  • I am currently working on CPU micro‑architecture, mainly focus on the design of the load store unit (LSU)
  • Used to be the maintainer of XiangShan processor's load store unit (LSU)
  • Fan of Falcom 軌跡 Series and Genshin Impact 🌟

Pinned Loading

  1. OpenXiangShan/XiangShan OpenXiangShan/XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 7k 886

  2. OpenXiangShan/difftest OpenXiangShan/difftest Public

    Modern co-simulation framework for RISC-V CPUs

    C++ 173 97

  3. OSCPU/NutShell OSCPU/NutShell Public

    RISC-V SoC designed by students in UCAS

    Scala 1.5k 255