Skip to content
View Merinyeldho's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Merinyeldho

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA- Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA- Public

    Verilog implementation modified carry select adder

    Verilog 2

  2. SAP1-computer-verilog SAP1-computer-verilog Public

    Verilog implementation of SAP-1 computer architecture

    Verilog 1

  3. Multilingo-Translator Multilingo-Translator Public

    Translator

    Python