Skip to content
View TunaBicim's full-sized avatar

Block or report TunaBicim

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. VHDL-UARTInterface VHDL-UARTInterface Public

    VHDL codes for the transmitter and receiver modules of the implementation of an UART module.

    VHDL 1

  2. OpenCV-Python-ImageDetectionProject OpenCV-Python-ImageDetectionProject Public

    The image detection implementation was used for a robot participating in a basketball shootout.

    Python 1

  3. Verilog-DoorLockSystem Verilog-DoorLockSystem Public

    Door Lock system that required a certain keypad combination to be entered for it to unlock.

    Verilog 1

  4. Verilog-SingleCycleProcessor Verilog-SingleCycleProcessor Public

    MIPS architecture inspired processor that runs custom ISA.

    Verilog 1

  5. Verilog-MultiCycleProcessor Verilog-MultiCycleProcessor Public

    MIPS architecture inspired processor that runs custom ISA.

    Verilog 1

  6. Assembly-AudioRecorderAndPlayer Assembly-AudioRecorderAndPlayer Public

    This is a audio recorder device that can playback the sound faster or slower to create different effects.

    Assembly 1