🏠
Working from home
-
Shanghai Jiao Tong University
- 800 Dongchuan Road, Shanghai, China
-
00:34
(UTC -12:00) - https://www.sjtu.edu.cn/
Highlights
- Pro
Popular repositories Loading
-
-
verilog-uart
verilog-uart PublicForked from hell03end/verilog-uart
Simple 8-bit UART realization on Verilog HDL.
Verilog
-
verilog-i2c
verilog-i2c PublicForked from alexforencich/verilog-i2c
Verilog I2C interface for FPGA implementation
Verilog
-
verilog-cpu
verilog-cpu PublicForked from ejrh/cpu
A very primitive but hopefully self-educational CPU in Verilog
Verilog
-
BitNet
BitNet PublicForked from microsoft/BitNet
Official inference framework for 1-bit LLMs
Python
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
