Skip to content
View bcheng1997's full-sized avatar

Block or report bcheng1997

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. place-and-route place-and-route Public

    MS Technical Paper - A study on placement algorithms for heterogeneous FPGAs.

    Verilog 4 3

  2. ANC_System ANC_System Public

    BS Senior Design Project - FPGA active noise cancellation system.

    VHDL 4

  3. 495_CPU 495_CPU Public

    A simple 8-bit CPU.

    VHDL

  4. Julia_Morph Julia_Morph Public

    A simple CUDA/C++ application to visualize and animate Julia Sets in real-time.

    Cuda

  5. Pong Pong Public

    Arcade pong on a 32x32 LED matrix.

    VHDL

  6. RGB_LED RGB_LED Public

    Personal project: VHDL code to drive a 32x32 RGB LED matrix using 24-bit color

    VHDL 5