Skip to content
View jakubcabal's full-sized avatar

Block or report jakubcabal

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
jakubcabal/README.md

Hi there 👋

I am FPGA engineer in Czech Republic, technology enthusiast, food lover and Linux user (Fedora).

  • 🏢 I'm currently working at CESNET z.s.p.o.
  • 🎓 My Alma mater: Brno University of Technology
  • 📫 How to reach me: Mastodon
  • ⚡ Fun fact: I know my ancestors until the 17th century.
  • 🎸 Music: ListenBrainz

Popular repositories Loading

  1. spi-fpga spi-fpga Public

    SPI master and SPI slave for FPGA written in VHDL

    VHDL 180 42

  2. uart-for-fpga uart-for-fpga Public

    Simple UART controller for FPGA written in VHDL

    VHDL 105 31

  3. rmii-firewall-fpga rmii-firewall-fpga Public

    RMII Firewall FPGA

    VHDL 25 3

  4. pipemania-fpga-game pipemania-fpga-game Public

    Pipe Mania - Game for FPGA written in VHDL

    VHDL 11 1

  5. sdram-tester-fpga sdram-tester-fpga Public

    SDRAM Tester implemented in FPGA

    VHDL 10 1

  6. cyc1000-rsu cyc1000-rsu Public

    The CYC1000 FPGA Remote System Upgrade project

    VHDL 7