Skip to content
View jerryz123's full-sized avatar
🎯
🎯

Block or report jerryz123

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ucb-bar/chipyard ucb-bar/chipyard Public

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala 2.1k 807

  2. riscv-boom/riscv-boom riscv-boom/riscv-boom Public

    SonicBOOM: The Berkeley Out-of-Order Machine

    Scala 2.1k 478

  3. ucb-bar/constellation ucb-bar/constellation Public

    A Chisel RTL generator for network-on-chip interconnects

    Scala 225 36

  4. chipsalliance/rocket-chip chipsalliance/rocket-chip Public

    Rocket Chip Generator

    Scala 3.7k 1.2k

  5. riscv-software-src/riscv-isa-sim riscv-software-src/riscv-isa-sim Public

    Spike, a RISC-V ISA Simulator

    C 3k 1k

  6. ucb-bar/saturn-vectors ucb-bar/saturn-vectors Public

    Chisel RISC-V Vector 1.0 Implementation

    Assembly 129 24