Popular repositories Loading

1. JSilicon JSilicon Public

   Forked from mirseo/JSilicon

   JSilicon: A dual-mode 8-bit CPU core designed entirely from scratch by an AI major during mandatory military service in South Korea. This open-source Verilog project proves that real silicon design…

   SystemVerilog 1 1

2. KittyScope KittyScope Public

   Draw a cat on an oscilloscope in XY mode, straight from a TinyTapeOut chip.

   Verilog