SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
-
Updated
Oct 22, 2024 - Python
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Add a description, image, and links to the gtkwave topic page so that developers can more easily learn about it.
To associate your repository with the gtkwave topic, visit your repo's landing page and select "manage topics."