Skip to content
View wisdom1972's full-sized avatar
  • Shenzhen, China

Block or report wisdom1972

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. MIPI_CSI_T20F169 MIPI_CSI_T20F169 Public

    How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY

    Verilog 10 2

  2. ManchesterIP ManchesterIP Public

    Trion FPGA ManchesterIP Solution based on LVDS interface

    Verilog 9 7

  3. RISCV_in_Efinix_Trion RISCV_in_Efinix_Trion Public

    How to embedded RISCV MCU into Efinix Trion FPGA

    Verilog 7 5

  4. Face_3D_asc-display Face_3D_asc-display Public

    Human Face 3D data Display based on asc format point Cloud

    Python 3

  5. ram_pll_test ram_pll_test Public

    How to use Efinix FPGA Block RAM and PLL for FPGA design

    Verilog 3 2

  6. DDR3Test DDR3Test Public

    Efinix Trion DDR3 Tester

    Verilog 2 3