Skip to content
View xiaorui-yin's full-sized avatar

Block or report xiaorui-yin

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ara ara Public

    Forked from pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

    C

  2. gemmini gemmini Public

    Forked from ucb-bar/gemmini

    Berkeley's Spatial Array Generator

    Scala

  3. snitch snitch Public

    Forked from pulp-platform/snitch

    Lean but mean RISC-V system!

    SystemVerilog

  4. basejump_stl basejump_stl Public

    Forked from bespoke-silicon-group/basejump_stl

    BaseJump STL: A Standard Template Library for SystemVerilog

    SystemVerilog