Stack Exchange

PeterJ

top accounts reputation activity subscriptions

all accepts posts badges comments revisions reviews

1d		answered	Passing 'va_list' as an argument to a variadic function
Feb 24		comment	How to avoid unnecessary stores to possibly indeterminate values in C++ @Jarod42 Generally all accesses to hardware in address space is UB. You need to live with it. The only hint is `volatile`
Feb 24		revised	How to avoid unnecessary stores to possibly indeterminate values in C++ edited body
Feb 24		answered	Micropython: How to find the callback created with python in ffi from my C++ function?
Feb 24		answered	How to avoid unnecessary stores to possibly indeterminate values in C++
Feb 24		revised	Need help for sorting array added 419 characters in body
Feb 24		answered	Need help for sorting array
Feb 24		answered	Need help for sorting array
Feb 24		answered	How can I check if a returned value is an integer in Java and C?
Feb 24		revised	How to replicate serial port data to one or more tcp connections edited tags
Feb 24		answered	How to replicate serial port data to one or more tcp connections
Feb 22		comment	Accessing constant variables from a lambda in Visual Studio 2026 @user7860670 I think we was very specific about the compiler. What your exmaple fhave in common with msvc
Feb 22		revised	Accessing constant variables from a lambda in Visual Studio 2026 deleted 170 characters in body
Feb 22		answered	Accessing constant variables from a lambda in Visual Studio 2026
Feb 22		revised	Instantiating an object with a function pointer, with its arguments filtered by type added 299 characters in body
Feb 22		answered	Instantiating an object with a function pointer, with its arguments filtered by type
Feb 22		comment	Two threads communicating across weak and strong memory models (non-cache-coherent PCIe), why a read barrier is needed? I would add also relaxation hint in the spin loop. RISC-V - pause if present or nop, x86 - pause
Feb 22		comment	Two threads communicating across weak and strong memory models (non-cache-coherent PCIe), why a read barrier is needed? IMO Without `fence r,r`, the RISC-V core has no obligation to flush or re-interrogate the interconnect. The load is architecturally permitted to return a cached/stale result indefinitely.
Feb 21		answered	Using std::apply in a class template
Feb 21		answered	How do I use the BCM mailbox interface on the Raspberry Pi Zero 2w, setup a framebuffer and print pixels to the screen?