🎯
Focusing
ASIC Physical Design | VLSI | Verilog | STA | RTL-to-GDS
-
Vellore Institute of Technology, Amravati
- India
-
11:32
(UTC +05:30) - https://www.linkedin.com/in/srb-tyagi
- in/srb-tyagi
- s.r.b_tyagi
- https://bento.me/sourabhtyagi
- in/srb-tyagi
SRB-TYAGI isn’t following anybody.
Learn more about being social on GitHub.
