I am a beginner designing my first custom PCBA based on the Xilinx Zynq-7000 SoC (specifically the XC7Z020-1CLG400C).
While reviewing the decoupling capacitor requirements in the Zynq-7000 SoC PCB Design Guide (UG933 v1.13.1, March 14, 2019), I checked Table 3-1: "Required PCB Capacitor Quantities per Device (PL)". For the CLG400 Z-7020 package, Xilinx specifically recommends 1x \$330\ \mu \text{F}\$ capacitor for the VCCINT rail.
https://docs.amd.com/v/u/en-US/ug933-Zynq-7000-PCB
However, I am using the Digilent PYNQ-Z1 development board schematic as a reference. Looking at their FPGA Power schematic for VCCINT, they used a \$100\ \mu \text{F}\$ capacitor (C131) instead of the recommended \$330\ \mu \text{F}\$.
https://files.digilent.com/resources/programmable-logic/pynq-z1/pynq-z1-sch-f0.pdf
Since I am new to PCB design, I have a few questions about this discrepancy:
- Why did Digilent choose not to fulfill the strict Xilinx requirement here? Is there a technical reason why \$100\ \mu \text{F}\$ is sufficient for this specific board?
- Does this deviation matter? As a beginner, should I strictly follow the Xilinx UG933 guidelines and use a \$330\ \mu \text{F}\$ capacitor, or is it safe to replicate the dev board's \$100\ \mu \text{F}\$ choice?

