lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about this week.
OpenTitan: Open source silicon root of trust
A minimal GPU design in Verilog to learn how GPUs work from the ground up
BaseJump STL: A Standard Template Library for SystemVerilog
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
[UNRELEASED] FP div/sqrt unit for transprecision
RSD: RISC-V Out-of-Order Superscalar Processor
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Common SystemVerilog components
VeeR EL2 Core
RISC-V Debug Support for our PULP RISC-V Cores
APB Logic
Simple single-port AXI memory interface