Skip to main content

Questions tagged [instruction-set]

For questions regarding the instruction sets of microprocessors.

10 votes
5 answers
2k views

Simple processors (microprocessors or otherwise, especially older ones) often have an accumulator register that serves as the implicit source/destination register for instructions. In a microprocessor ...
v-rob's user avatar
  • 1,069
13 votes
5 answers
3k views

The C language always labelled signed overflow/underflow of integers "undefined behavior". I usually argue and say that this is an artificial construct created by C. On the assembler level ...
Lundin's user avatar
  • 1,024
14 votes
3 answers
2k views

PDP11 doesn't provide an AND instruction – just XOR. What is the usual PDP-11 assembly code to implement an AND, i.e. the PDP-11 assembler equivalent of the C code a & b please? What I'm looking ...
hptsb's user avatar
  • 305
8 votes
1 answer
438 views

This question is about the instructions MUL and MULS (hereinafter, just Multiply), which were introduced with the ARM2, and the encoding of the register operands. In this context, Rd refers to the ...
Omar and Lorraine's user avatar
2 votes
1 answer
691 views

In the x86 computer architecture, HLT (halt) pauses the CPU until the next hardware interrupt occurs. So HLT doesn't really halt the computer; it pauses it. Was there ever a true x86 (or even /64) ...
Miss Understands's user avatar
16 votes
2 answers
2k views

While I was viewing the file AS.EXE, I stumbled upon next list of instruction mnemonics for the 8086 processor: ja jb jc je jg jl in jo jp js jz aaa daa aad adc add dec bge aam jae jbe lea clc bhi ...
Sep Roland's user avatar
  • 1,385
12 votes
0 answers
480 views

In the paper "Symbolics, Inc.: A failure of heterogeneous engineering" by Alvin Graylin, Kari Anne, Hoier Kjolaas, Jonathan Loflin and Jimmie D. Walker III, there's a mention that: ...
lvd's user avatar
  • 12.3k
7 votes
1 answer
235 views

The Electrologica X1, and its successor X8 were word-based computers with 27-bit words, using 1's complement binary arithmetic. In an article comparing Algol-60 compilers for X1 and X8 F. E. J. ...
Leo B.'s user avatar
  • 22.3k
7 votes
2 answers
2k views

Motorola's 68000 has an instruction like ori.b #immediate, d0. This particular instruction is encoded as all zeroes, followed by a full 16 bits encoding an 8-bit immediate value. The instruction word ...
Omar and Lorraine's user avatar
11 votes
1 answer
541 views

The iAPX 432 was arguably the most complex processor architecture ever and a commercial failure for Intel. It was a stack machine with no visible general-purpose registers. It had hardware support ...
DrSheldon's user avatar
  • 17k
43 votes
4 answers
39k views

Has any processor ever implemented an integer square root instruction? Obviously, floating-point square root instructions are quite common, but I've never seen one specifically for integers. One close ...
v-rob's user avatar
  • 1,069
3 votes
0 answers
215 views

A key objective of RISC-V was that every aspect of the ISA must be based on an expired patent. It was felt that this is the only truly reliable defense against patent lawsuits. It is surprising that ...
rwallace's user avatar
  • 65.3k
4 votes
1 answer
314 views

For some context to this question see Raffzahn's excellent question and answer How were Zuse Z22 Instructions Encoded?. The Z22 treats the first few locations of its address space in a particular way:...
Omar and Lorraine's user avatar
16 votes
0 answers
975 views

I'm studying ISAs and would really like to see the very first ISA that Sophie Wilson chose/put together when designing the very first ARM CPU while at Acorn Computers around 1983 or so. From what I ...
dvanaria's user avatar
  • 371
13 votes
3 answers
956 views

I've had an IBM 9404 B-10 for some time and I'm curious about its assembly language. I'm fully aware the AS lines were designed with portability in mind as much IBM didn't seem to provide assembly ...
Borg Drone's user avatar
  • 2,298

15 30 50 per page
1
2 3 4 5 6